SPICE simulation of RRAM circuits. A compact modeling perspective

G. González-Cordero, J. B. Roldán, F. Jimenez-Molinos, “SPICE simulation of RRAM circuits. A compact modeling perspective”, in 11th edition of the Spanish Conference on Electron Devices (CDE), 2017 in Barcelona, Spain.

Abstract

Two different compact models for resistive RAM (RRAMs) with filamentary conduction are compared in depth. One model describes RRAMs where conductive filaments (CFs) change its geometry laterally while the other model takes into consideration vertical variations of the CF. The role of the conductive filaments (CF) ohmic resistance and the temperature evolution is carefully studied. The models have been implemented in SPICE to analyze circuits under DC characteristics, step pulsed signals and voltage ramps. A single non-volatile memory cell using a NMOS transistor as selector device is studied in depth.

References

  1. Waser, R. Dittmann, G. Staikov, and K. Szot, “Redox-based resistive switching memories—Nanoionic mechanisms, prospects, and challenges” Adv. Mater., vol. 21, nos. 25–26, pp. 2632–2663, 2009.
  2. S. P. Wong, H. Y. Lee, S. Yu. Y.-S. Chen, Y. Wu, P.-S. Chen, B. Lee, F. T. Chen and M.-J. Tsai. “Metal-Oxide RRAM” Proceedings of the IEEE, Vol. 100, Nº. 6, June 2012.
  3. S. Lee, S. Lee., T.W. Noh, “Resistive switching phenomena: A review of statistical physics approaches”, Applied Physics Reviews, 2, 031303, 2015.
  4. Villena, M.A., Jiménez-Molinos, F., Roldán, J.B., Suñé, J., Long, S. Lian, X., Gámiz, F., And Liu,M., “An In-Depth Simulation Study Of Thermal Reset Transitions In Resistive Switching Memories”, J. Appl. Phys., Vol. 114, pp. 144505-144505-8, 2013.
  5. Pan, S. Gao, C. Chen, C. Song, F. Zeng, “Recent progress in resistive random access memories: materials, switching mechanisms and performance”, Materials Science and Engineering, 83, pp. 1-59, 2014.
  6. Y. Liu, T. H. Yan, R. Scheuerlein, Y. Chen, J. K. Lee, et al., “A 130.7mm2 2-layer 32 Gb ReRAM memory device in 24 nm technology,” in 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2013.
  7. Blasco, N. Ghenzi, J. Suñé, P. Levy, and E. Miranda, “Equivalent circuit modeling of the bistable conduction characteristics in electroformed thin dielectric films,” Microelectron. Reliab., vol. 55, no. 1, pp. 1–14, 2015.
  8. A. Villena, M.B. González, F. Jiménez-Molinos, F. Campabadal, J.B. Roldán, J. Suñé, E. Romera, E. Miranda, “Simulation of thermal reset transitions in RRAMs including quantum effects”, J. Appl. Phys., vol. 115, p. 214504, 2014.
  9. Jiménez-Molinos, F., Villena, M.A., Roldán, J.B., Roldán, A.M., “A spice compact model for unipolar rram reset process analysis”, IEEE Trans. Elec. Dev., vol 62, n.3, pp. 955-962, 2015.
  10. Guan, S. Yu, and H.S.P. Wong, “A SPICE Compact Model of Metal Oxide Resistive Switching Memory with Variations”, IEEE Elec. Dev. Lett., vol. 33, pp. 1405-1407, 2012.
  11. Y. Chen and S. Yu, “Compact Modeling of RRAM Devices and Its Applications in 1T1R and 1S1R Array Design,” in IEEE Transactions on Electron Devices, vol. 62, no. 12, pp. 4022-4028, Dec. 2015.
  12. Fang; X. Yang; J. Wu; X. Yi, “A Compact SPICE Model of Unipolar Memristive Devices,” Nanotechnology, IEEE Transactions on, vol.12, no.5, pp.843-850, 2013.
  13. Picos, J.B. Roldán, M.M. et al, “Semiempirical Modeling of Reset Transitions in Unipolar Resistive-Switching based Memristors”, Radioengineering Journal, vol 24, nº 2, pp. 420-424, 2015.
  14. Menzel, U. Böttger, and R. Waser, “Simulation of multilevel switching in electrochemical metallization memory cells”, J. Appl. Phys. 111, 014501/1-5, 2012.
  15. Bocquet, D. Deleruyelle, C. Muller and J.-M. Portal, “Self-consistent physical modeling of set/reset operations in unipolar resistive-switching memories”. Appl. Phys. Letters, 98, 263507, 2011.
  16. Long, L. Perniola, C. Cagli, J. Buckley, X. Lian, E. Miranda, F. Pan, M. Liu and J. Suñé. “Voltage and power-controlled regimes in the progressive unipolar RESET transition of HfO2-based RRAM”. Scientific reports, 3, 2013.
  17. Long, C. Cagli, D. Ielmini, M. Liu and J. Suñé. “Analysis and modeling of resistive switching statistics”. Journal of Applied Physics, 111(7), 074508, 2012.
  18. A. Villena, J.B. Roldán, M.B. González, P. González-Rodelas, F. Jiménez-Molinos, F. Campabadal, D. Barrera, “A new parameter to characterize the charge transport regime in Ni/HfO2/Si-n+-based RRAMs”, Solid State Electronics, pp. 56-60, 2016.
  19. Huang. et al., “A physics-based compat model of metal-oxide-based RRAM DC and AC operations”, IEEE Trans. Elec. Dev., vol. 60, 4090, 2013.
  20. Bocquet, H. Aziza, W. Zhao, Y. Zhang, S. Onkaraiah, C. Muller, M. Reyboz, D. Deleruyelle, F. Clermidy, and J.-M. Portal, “Compact Modeling Solutions for Oxide-Based Resistive Switching Memories (OxRAM),” J. Low Power Electron. Appl., vol. 4, no. 1, pp. 1–14, 2014.
  21. G. González-Cordero, J. B. Roldan, and F. Jiménez-Molinos, “Simulation of RRAM memory circuits, a Verilog-A compact modeling approach,” in XXXI Edition of the Design of Circuits and Integrated Systems Conference, 2016. To be publised in the IEEE Xplore Digital Library.
  22. G. Gonzalez-Cordero, J. B. Roldan, F. Jimenez-Molinos, J. Suñé, S. Long, and M. Liu, “A new compact model for bipolar RRAMs based on truncated cone conductive filaments, a Verilog-A approach,” Semicond. Sci. Technol., vol. 31, no. 11, pp. 1–13, 2016.
  23. Jiang; S. Yu; Y. Wu; J.H. Engel; X. Guan; H.S. P. Wong, “Verilog-A Compact Model for Oxide-based Resistive Random Access Memory,” Simulation of Semiconductor Processes and Devices (SISPAD), 2014 International Conference on, vol., no., pp.41,44, 9-11 Sept. 2014
  24. A. Villena, M.B. González, J.B. Roldán, F. Campabadal, F. Jiménez-Molinos, F.M. Gómez-Campos, J. Suñé, “An in-depth study of thermal effects in reset transitions in HfO2 based RRAMs”, Solid State Electronics, 111, pp. 47-51, 2015.
  25. Y. Hosoi, Y. Tamai, T. Ohnishi, et al. “High speed unipolar switching resistance RAM (RRAM) technology,” Tech. Dig. – Int. Electron Devices Meet. IEDM, no. 1, pp. 6–9, 200

Views: 553

Leave a Reply

Your email address will not be published. Required fields are marked *